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ABSTRACT

The communication schemes have rapidly changed the face of the human means of communication. The evolution from one generation to another has triggered many challenges on the design methodologies of RF designers. As the evolution ensued, the spectrally efficient modulation
schemes have resulted in the substantial rise of PAPR, the peak-to-average power ratio. To enable
the efficient amplification of the high PAPR signals, this thesis explores the areas of Load modulated Balanced amplifiers that can be inherently reconfigured to achieve a better efficiency than
the conventional RF power amplifiers that see a significant drop in the efficiency as the signal is
backed-off from the maximum power level.
In the communication environment, the load mismatch to the power amplifier does result in the
degraded efficiency profile which is detrimental to the performance of the communication system.
Hence, the power amplifier stage needs to be mismatch resilient.
A three mode reconfigurable balanced power amplifier that can tolerate the mismatch due to the
antenna array in massive MIMO is presented. The transistor’s analog-digital duality is exploited
for deploying it as an amplifier and a switch in the designed amplifier stage to enable the reconfiguration between the respective modes of operation. In addition, the output matching topology is
designed to be symmetric for the corresponding amplifier stages with an input branch-line quadrature coupler and a unique harmonic tuning methodology that is used to effectively achieve a higher
order load modulation in one of the modes, HLMBA. The other two modes of the PA stage are mismatch resilient and their performance is also observed to be efficient with switch settings dedicated
to offer mismatch resilience at varied terminations.
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CHAPTER 1: INTRODUCTION

The power amplifier architectures evolved with aims of attaining better efficiencies and appreciable gains over the time with spectrally efficient communication standards levying stringent requirements on the PA. With this, the sole aim of attaining good efficiencies and better performance
became increasingly a necessity as the generation of the communication standard evolved. This
thesis explores the aspects of the design, fabrication and measurement of an intrinsically mode
reconfigurable load modulation power amplifier leveraging analog-digital duality of the transistor
that can be deployed environments that deal with signals as complex as 5G.

1.1 Motivation

The power amplifier is an entity whose functional requirement is to amplify the input signals to
the transmittable levels.The efficiency of the amplifier stage is usually expressed as a ratio of the
RF power delivered by the PA to the supplied DC power and this is usually a critical aspect that
determines the battery life of many devices that are gadgets in the community.Generally, half of
the power transmitted is taken up by the power amplifier. Hence, the efficiency of an amplifier
stage(s) is a critical aspect of the design of the entire chain in which the PA is a part. However, the
efficiency is not usually a single faceted aspect to be looked into. The efficiency has to be traded
off with linearity, gain and bandwidth depending on the nature of the application.
The advances in the communication schemes and the complex modulation mechanisms have given
rise to the increased PAPR, the peak to average power of the signal. The PAPR, as increased
would levy stringent requirements over the PA to be efficient over a wide back-off range. The
PA, when placed in a communication environment also gets exposed to the antenna array that
inherently presents a load significantly different from the characteristic impedance required to be
1

presented to the amplifier stage and it would result in a degraded profile of efficiency which proves
detrimental.
Hence, from the performance perspective, there is a necessity for the power amplifier to be not

Figure 1.1: The evolution of the PAPR of the signals with respect to the communication standards.

just maximally efficient but also retain the tendency to be highly efficient within a decent back-off
range determined by the PAPR of the communication scheme and also be resilient to the antenna
mismatches.

1.2 Overview of the Existing Amplifier Classes and the Proposed Architecture

The fundamental amplifier topologies as named from A to F and beyond offer a range of efficiencies depending on the biasing voltage applied at the gate with respect to the source and the change
in the conduction angle would significantly bring a difference in the maximum drain efficiency
attainable by an amplifier stage. With the percentage of efficiencies ranging from 50 to 100, the
classes of amplifiers exhibit the nature of being highly efficient only over the highest output power
2

Figure 1.2: Efficiency of the power amplifier as a function of conduction angle.

and show a stark drop of efficiency in the lower ranges. Hence, as the signals operate at the lower
output power levels as implied by the high PAPR signals, the efficiency of the amplifier stage designed for the operation in the environment of a communication system drops to a drastically lower
value and needs to be significantly higher owing to the requirements of the system to be amplifying
the high PAPR signals. For instance, the class-B amplifier, if deployed offers an efficiency that is
significantly lower than the maximum efficiency it can offer.
The amplification of the signals with high PAPR ratio was primarily answered by the proposal of
W.J. Doherty[5], who proposed the Doherty power amplifier architecture that would effectively
amplify the signals upto a PAPR of 6-dB. For signals with a higher PAPR, the architectures with
three way load modulation (eg. Asymmetrical LMBA, Hybrid LMBA) have been proposed [1],[2].
The antenna is generally an element that matches the impedance of the medium to the impedance

3

Figure 1.3: Efficiency enhancements brought by the hybrid load modulated Balanced Power amplifier (H-LMBA) with the PAPR signal.

of the load that is presented readily to the output of the power amplifier. In addition, the 5G system features an antenna array-based massive MIMO that can introduce mismatch during the beam
steering.As a result,there is a significant degradation in the performance of the power amplifier.
So, there is a requirement on the power amplifier deployed in the arrays to be mismatch-aware and
resilient so that it can provide better efficiencies in the cases of mismatches.
Hence, the architecture we present in this thesis is of an intrinsically load modulated power amplifier based on the quadrature balanced topology that functions as a hybrid load modulated power
amplifier (H-LMBA) as the load is nominally matched and performs as a Quasi-Balanced Doherty
Power amplifier (QB-DPA) in the case of a mismatch.

4

1.3 Design Considerations

The design of the proposed architecture can be fundamentally split into the three parts. One being
the design of the symmetrical amplifier stages that form the BA1 and BA2 of the design stage and
the control amplifier (CA). The second aspect is to design the symmetrical quad-coupler transformer that constitutes the output matching network for the symmetrical BA1 and BA2 amplifier
stages. The third critical aspect of the design is that of the third control amplifier’s matching network and the power splitting simultaneously. The design of the corresponding stages results in
an amplifier that can perform like a hybrid load modulated Balanced Power amplifier. However,
owing to the requirements on the PA to be mismatch-resilient, the reconfigurability of the amplifier
into the Quasi-Balanced Doherty Power amplifier (QB-DPA) in the case of the load mismatch from
the nominal (50 Ohms) is a definite requirement and this also constitutes one of the core and novel
innovations that made up this architecture.
However, the QB-DPA requires to be presented with either the short circuit or an open circuit

Figure 1.4: The prposed architecture.
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at the isolation port of the quad-coupler that makes it either a parallel/series DPA that makes it
resilient of mismatch[3]. Hence, there is a requirement to present a very low impedance or a very
high impedance to the isolation port based on the requirement. This realization of the impedance
levels is for the first time realized by the analog-digital duality of the transistor that drives off the
requirement for additional tuning elements in the design. The transistor, being used as a digital
switch is used to present the on/off state that presented the respective impedance at the isolation
port of the quad-coupler to enhance the resilience of the PA stage to the mismatch by ensuring an
efficient operation when reconfigured as the QB-DPA.
The typical conditions that are needed to be taken care of before beginning the design are that
of the quad-coupler transformer. The quad-coupler transformer is known to only transform a real
impedance into another real impedance by a ratio that is determined by the transforming ratio
or in other words, the design of the quad-coupler. The quad-coupler is used in this design as
an impedance transformer. Hence, this mandates us to compensate the reactive matching using
a tuning stub that lets us to deploy the Quad-Coupler transformer assume the role of impedance
transformer. Hence, this forms the basis of the design of the amplifier stages BA1 and BA2 that are
required to be symmetrical and the requirement that stemmed out of the deployment of the quadcoupler as an impedance transformer is answered here using a reactive tuning line that is designed
prior to the design of the quad-coupler.
All the designs are simulated on the Keysight ADS, the respective amplifier stages are designed
with the idea of compensating reactance for a favorable design condition required for deploying
the quad-coupler as also an impedance transformer.
Subsequently, the design of the control amplifier with minimal output matching is designed with
the aim of operating it also a digital switch in the case of load mismatch. Later, the power splitter
is conveniently divided to supply the power to the respective ports.

6

1.5 Thesis Overview

In this thesis, the principal endeavor is to present an architecture for a high PAPR signal like that of
a 5G signal which translates to the characteristic high dynamic range. With this aim of obtaining
an effective amplifier that can help amplify the high PAPR signals, a chronological ordering of the
steps carried out to arrive at the final design is presented with accurate details.
The architectures that laid the foundation for the present architecture with the innovational aspects
that are pivotal to the design of the architecture and their overview with some detailing is presented
in the chapter-2. Whereas in the Chapter-3, we take a practical approach to realize the presented
architecture by realizing the manner in which the design is brought forward in practically realizable
form. The design is rich by innovation and novelty. The salient aspects and also the critical aspects
are presented in the same chapter. In the Chapter-4, we present the measurement aspects and the
practicality of the design. In chapter-5, we summarize the thesis conclusions and present the scope
for further work in this direction.

7

CHAPTER 2: THE CONCEPT OF H-LMBA AND TUNABILITY WITH
THE TRANSISTOR’S ANALOG-DIGITAL TUNABILITY

The prospects of attaining a maximum efficiency and retaining the trend over a decent back-off
range is one of the principal objectives of the design. Also, the other chief aim is to design an
amplifier stage that is insensitive to mismatch or in other words mismatch-resilient. Hence, we
begin in this chapter a conceptual analysis that lets us arrive at the proposed design. Though it
is not meant to be a treatise, this chapter gives an overview into the aspects that are salient and
significant and would eventually lead us towards a fruitful design that realizes the objectives. We
start with the design that can be called the core of the proposed architecture, Quasi Balanced
Doherty Power Amplifier architecture (QB-DPA). The two-way load modulated power amplifier is
extended with a third branch to extend the two way load modulation to a three way load modulation
ensuring a higher dynamic power range that ensures effective amplification for a high PAPR signal
like 5G. The manner in which the features of mismatch-resilience by a concept of reconfiguration
are embedded into the design are also elucidated. This chapter is meant to present the aspects of
the concept well with sufficient details.

2.1 Hybrid Load Modulated Balanced Amplifier (H-LMBA)

The Doherty Power amplifier is a versatile and a classic power amplifying stage proposed by
William J. Doherty that helps in alleviating the problem of the PAPR-Efficiency deadlock by deploying two amplifiers. Termed as main and auxiliary amplifiers, they help in achieving a trend of
maximum efficiencies over a decent back-off range of 6-dB.However, for a high PAPR signal like
5G, the 6-dB PAPR, or a lower dynamic range PA stage only does nominally meet the stipulated
specifications of higher efficiencies at a higher power back-offs. With this, the Doherty power
8

amplifier, though brings a betterment in the efficiency profiles as compared to the conventional
classes of the amplifiers, cannot be effectively used for amplifying the 5G signals.

Figure 2.1: Doherty Power amplifier with the main and auxiliary PAs

Doherty power amplifier, a two way load modulation architecture that transpires in a 6-dB dynamic range. The innate limitation of the Doherty power amplifier architecture in respect to it’s
dynamic range is circumvented by an architecture proposed in termed as Hybrid Load Modulation
Balanced Mode (H-LMBA).The H-LMBA is a derivation of the general Load modulation platform
wherein the BA1 and BA2 form the Doherty Power amplifier with a carrier and a first peaking device whereas the CA, the control amplifier forms the secondary peaking device forming a 3-way
Load modulation ensuring a higher dynamic range that matches the requirements stipulated by the
high PAPR 5G signal.

This PA offers an elegant solution to the efficiency-PAPR of the 5G signal with multiple efficiency peaks over an extended and a very high dynamic range. On observation, the H-LMBA has
9

Figure 2.2: Efficiency of the class-B power amplifier and the enhancements brought by the Conventional Doherty Power amplifier with the PAPR signal.

Figure 2.3: H-LMBA: schematic of a three way Load modulation amplifier
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a higher dynamic power range translated here as a better efficiency at the 10-dB back-off. Hence,
the H-LMBA architecture can be effectively deployed for amplifying the high PAPR signals like
5G signals.

Figure 2.4: H-LMBA: Enhancement in the efficiency of the H-LMBA over a back-off

2.2 Issues of Antenna Mismatch

An antenna is the final element of the transmitting chain and the first element in the receiving
chain. It’s function is usually to convert the signals into EM waves and transmit them over the
medium. In the case of a power amplifier that usually precedes the antenna, the antenna is like an
impedance transformer that matches the medium impedance to the load that is presented to the PA
stage. In other words, the load presented to the PA stage is set by the antenna.
As an advanced communication scheme facilitating many modes of communication and a variety
of data types, the 5G system typically employs not just a single antenna but an array of them, a
massive MIMO system. With a dense array of antennas used, the mutual coupling between adja11

cent elements leads to mismatch of antenna impedance, which can be mathematically represented
using the forward and reflection waves.

Figure 2.5: Antenna: Representation and the impedance presented to the PA stage represented
mathematically

Hence, the impedance presented as the load of the power amplifier is not a nominal load but is
bound to differ from it resulting in a variation of the load presented to the Power amplifier. Moreover, the antenna impedance variation is not constant and is dependent on both the scanning angle
and the element location. The fig.2.6 shows the antenna impedances of a central and edge element
at different elevation and azimuth angles [4].We can see that the load variation can be up to 3:1
VSWR and are constantly changing during beam steering. As the PA is a load sensitive device,the
load-pulling from antenna can cause significant fluctuation in terms of power, efficiency, linearity,
etc. More severely, this fluctuation is non-uniformly distributed among the array. Therefore, the
PAs in the array need to be made insensitive to the load mismatches.

12

Figure 2.6: Antenna: Impedance variation due to beam steering

2.3 Quasi-Balanced Doherty Power Amplifier (QB-DPA)

The solution to the antenna mismatch is a PA that can deliver a decent performance despite the
mismatch. Termed here as a mismatch resilient PA, we wish to arrive at a Quasi-Balanced Doherty
Power amplifier [6], known to be resilient to a mismatch caused at the load.
The QB-DPA, a Doherty power amplifier in a balanced topology has the BA1 as a main device and
BA2 as an auxiliary device. When the isolated port is presented with a short circuit, it is termed to
be in series mode. It is to be noted that only the main device of the PA stage is dependent on the
load zl. And to avoid clipping, the magnitude of the zl should be less than 1. Hence, the voltage
clipping can be avoided for the load points in the left half of the Smith Chart.
In the same QB-DPA, when the roles of the BA1 and BA2 are interchanged by presenting an
open circuit at the load to the isolation port, we obtain parallel mode. It is again to be noted that
only the main device depends on the load zl. Hence, to avoid clipping, the magnitude of the yl
less or zl greater than 1. Hence, the voltage clipping can be avoided for the load points in the
right half of the Smith Chart. It needs to be noted here that the dynamic range of the QB-DPA is
6dB which is yet limited as compared to a 10 dB PAPR of 5G signal. Also, for reconfiguration
13

Figure 2.7: QB-DPA: Series and Parallel modes ( Short and Open Circuit conditions at the Isolated
ports respectively

between modes, additional tuning elements are required. As can be observed, by re-configuring
the PA between the series and parallel modes, the voltage clipping can be avoided effectively for
all the load conditions. In other words, the PA has become mismatch-resilient.

2.4 Reconfiguration and the Challenge of Tuning

The reconfiguration as proposed either between the H-LMBA to QB-DPA or among the QB-DPA
in terms of series/parallel modes requires additional tuning that brings in the need of additional
tuning elements. The additional tuning elements, in this design are made redundant by another innovation at the core of the design. The utilization of the transistor’s intrinsic analog-digital duality
for the tuning is the innovation that has been incorporated into the design. This incorporation is
very versatile for the fact that the additional tuning mandated by the design is made redundant and
the transistor assumes the role of both an amplifier and a switch that can let allow the reconfigurability between various modes viz., H-LMBA, QB-DPA: Series and Parallel.
Duality is a very natural physical phenomenon. The dual behavior has stood at the heart of many

14

Figure 2.8: QB-DPA: Series and Parallel modes (Load points covered in series and parallel mode
respectively)

physical experiments that have laid foundation for an innovative future of the past that is our
present today. For instance, the light is introduced as a form of energy. However, it is only later is
that we come to the cognizance that it is also a particle. This dual behaviour is in one sense very
relevant for our design here as we deal with the problem of the reconfiguration having a certain
and definite requirement of a transistor as an amplifier at the Control amplifier stage in the design.
The transistor is a versatile device in it that it can be leveraged as an amplifier and also as a switch.
This is the core idea that has been used in our realizing the idea of both an amplifier and a switch
that ensures a faster, easier and a fruitful reconfiguration that transpired in a power amplifier with
a higher dynamic range along with a scope for the reconfiguration at the case of a load mismatch
as the antenna impedance varies in response to mutual coupling.
In a typical transistor like the CGH4006P, the output characteristics are as shown in the fig.2.9. In
the region where VDs¡¡(2*(VGS-VTh)), by varying the VGS with respect to the VTh, the device
can be operated as a switch. According to the principles, we can operate the transistor CGH4006P

15

known to the RF community as an amplifier with a decent gain as a switch. At the respective
biasing conditions, the transistor can be operated as an switch.

Figure 2.9: The Output characteristics of the CGH4006P transistor of Wolfspped

Concluding the chapter of the concept of the design, the scheme is briefed here. The H-LMBA is
deployed for amplifying high PAPR signals where in the third transistor works as an analog amplifier or a current source. In the case of the impedance mismatch caused at the load also due to the
mutual coupling in an array of the antennas, the H-LMBA needs to be reconfigured into a QB-DPA
mode where the third transistor should be deployed as a switch to provide respective short or open
circuit impedances respectively to let operate the designed architecture function as series/parallel
QB-DPAs respectively. The manner in which we innovate in the design by exploiting the duality
of the transistor is presented here. With these details, the design is fertile with all the details that
are relevant or necessary to arrive at the final proposed design architecture.
16

CHAPTER 3: PRACTICAL DESIGN ASPECTS OF THE PROPOSED PA
ARCHITECTURE

The proposed architecture is with two objectives wherein one of the modes is solely aimed at
achieving at a higher dynamic power range. For this, the load is to be nominally matched. At this
instance, the functionality of the third branch of the design as an amplifier ensures that the three
way load modulation happens which as a result ensures a high dynamic power range. However, as
the antenna array introduces the mismatch at the load which thereby degrades the performance of
the H-LMBA. Hence, at this stage a reconfiguration into a QB-DPA is ensured to make the power
amplifier a mismatch resilient power amplifier. The design aspects of the proposed architecture
that ensure a smooth transition ensuring the operation of the PA stage in H-LMBA mode and the
QB-DPA mode are presented in this chapter with requisite detailing.

3.1 Design of Symmetrical Amplifier Stages

The architecture of QB-DPA is known to behave like a Doherty power amplifier. However, as proposed, the QB-DPA can be reconfigured into series and parallel modes with the relevant loading
conditions at the isolation port. The pre-requisite for the reconfiguration is the interchanging of the
amplifier stages. Or in other words, the BA1 and BA2 can be made main amplifiers reciprocally.
With this, the requirement on the design to ensure the reciprocity in the design gets conceived.
Hence, the design of the amplifier stages BA1 and BA2 needs to be made with the tenet of reciprocity in the design, The considerations here are to be carefully considered to accommodate the
matching networks, at both the fundamental and harmonic frequencies. Hence, we arrive at an
amplifier stage that can be ably replaced as the main devices with the concept of reciprocity embedded in it.
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Figure 3.1: The amplifier stage that can be placed as either BA1 or BA2

Hence, as shown in the fig.3.1, the symmetrical amplifier stage is shown. The main amplifier of
the design determines the first peak of the efficiency profile of the QB-DPA and hence a careful
harmonic tuning is necessary to maximize it. Hence the second harmonic tuning is performed here
to ensure that the respective harmonic short is provided at the second harmonic. For this we design
an open circuited stub at the second harmonic frequency that ensures the relevant tuning with the
maximized efficiency peak as anticipated. The tuning stub is also placed to provide the necessary
short circuit at the second harmonic. The amplifier stage in the fig.3.1 is used as an amplifier stage
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that can be reciprocally used as BA1 and BA2 in the QB-DPA stage. The supply VDD1 is made
common to both the stages. Hence, when the designed symmetrical and harmonically tuned stage

Figure 3.2: The designed amplifier stage placed as BA1 and BA2 respectively

is placed at the BA1 and BA2 of the architecture, the fundamental matching network to transform the impedance at the output is the successive logical step. The impedance that needs to be
presented to the outputs of the transistor is determined by the load-pull analysis that accurately
describes the value of the resistance that needs to be presented to the output stage. As the value is
determined, the care is taken to ensure that the value of the output impedance is a real value with
no reactive component.
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3.2 Design of the Output Matching Network

The output matching network is used to transform the impedance from characteristic impedance(Z0)
to an impedance that is purely real. The Power amplifier is a subtle device that requires a certain
impedance to be presented at the output that particularly lets it delivers optimal power. The loadpull is a phenomenon wherein the load is particularly varied across the points on a smith chart
and it determines the corresponding power along with the efficiency the stage can deliver. The
impedance is hence determined by the load -pull of the PA stage with relevant conditions inscribed
in the simulation that yielded a specific value of 14 Ohms as the output impedance needed to be
presented. With this, the aim becomes the design of the quadrature coupler transformer, a quadcoupler that would also perform matching at the output of the amplifier stage by transforming the
impedance from 50 Ohms Characteristic impedance to 14 Ohms ensuring that the amplifier stage
sees it (14 Ohms) thereby presenting the maximum power as desired.
The quadrature coupler is a usual four-arm symmetrical structure. When the characteristic impedances
of the transverse branches is 50 Ohms and the characteristic impedance of the longitudinal branches
is 35.4, it is termed to be a 3-dB directional coupler. The power flowing in through the arm 1 splits
into two halves flowing in arms 2 and 3 respectively. As a result of the superposing waves that
cancel each other owing to the different paths of varying lengths, no power is sent through the
arm-4.
However, If one pair of terminating resistors has different values compared to the other pair, the
resulting branch-line hybrid can operate as a directional coupler and an impedance transformer
simultaneously.
The design values of the branch-line and the main line characteristic impedance values can be
given by the following equations:

Z1 = Zos/k
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(3.1)

Figure 3.3: The representational image of a 3-dB directional coupler

Z2 =

q

Zos ∗ Zol/(1 + k 2 )

Z3 = Z1 ∗ Zol/Zos

(3.2)
(3.3)

where k is the ratio of the voltage split between the output ports.
The tenets of the above proposed design yield an output matching network that matches the
impedance of 50Ohms to 14Ohms as anticipated for the maximum power. Hence, the relevant
matching design is achieved for the design.

3.3 The Design of the Third Stage of the Architecture as an Amplifier and a Switch

The concept of re-configurability that introduces the tuning and additional tuning elements leads to
our exploration of the aspects of leveraging the analog-digital duality of the transistor. The transistor, as proposed in the previous chapter is a versatile device that helps in attaining a proper tunabil21

Figure 3.4: The quadrature coupler transfomer that is used as a matching element.

ity for it to be achieved in the design. In this design, we are for the first time proposing to leverage
the analog-digital duality of the transistor to realize the RF tuning which is consequently applied
to the Quadrature balanced Load Modulation Platform to achieve intrinsic re-configurability at the
dissimilar conditions. Hence, to achieve the good switching in the discrete mode of operation, the
requirement is for the transistor to get the parasitics compensated.
In order to realize the same, the design of the third stage is carefully considered. The operation of
the third stage as both an amplifier and a switch is a very versatile aspect as it drives away the scope
for additional tuning elements and ensures a proper reconfiguration in the proposed design. The
WOLFSPEED CGH4006, known as a very good amplifier is for the first time being presented also
as a switch. This device with relevant bias settings, behaves like a switch whose characteristics
help us in realizing the QB-DPA. It is worthy to note here that the transistor takes the role of an
amplifier and a switch without having to use additional tuning elements . Hence, when mismatch
occurs, we adjust the bias settings of the CGH device to transform it into a switch which transforms a H-LMBA into a QB-DPA. Based on the value of gate voltage, the On/Off state presents
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the relevant impedance state thereby making it a series/parallel QB-DPA.
The device, in order to be performing as a good amplifier and a switch simultaneously, the matching network at the output needs to be made as minimally as possible.This has an important bearing
on the performance and the concept of reconfiguration. We realize that output matching network in
the form of a shunted inductance that in turn compensates the parasitics of the CGH4006 device,
By doing this, the device performs as a switch at the relevant impedance by offering respective
short or open circuit conditions as a digital switch and also an amplifier at the analog case wherein
the transistor operates as an analog current source.
In this manner, the device facilitates the operation of the design as a H-LMBA which aims to amplify the high PAPR signals with a decent efficiency profile at the back-off. At the mismatched
case, the aim of the design is to ensure the mismatch resilience at the case of load mismatch. The
aim of the design seems to have been achieved with the deployment of a device like this for tuning.

Figure 3.5: The Designed Third Stage.

Hence, with all the proposed tenets, the design is at a point with all the output matching networks
inscribed into the design. However, the requirement of the QB-DPA, a two way load-modulation
amplifier, in order to perform as a three-way load modulation requires proper phase difference
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Figure 3.6: The Output Stages with the relevant matching networks and third stage with minimal
output matching network.

represented here as a normalised phase difference results in the proper load modulation trajectory
ensuring in the extended dynamic power range. The manner in which the load modulation of the
DPA region is extended into the LMBA region with the respective phase difference is presented
here in the figure.
Hence, to embed the above aspects into the design, we apply the relevant phase shifters into the
design realized by the transmission lines of respective lengths and a power divider is realized here
in the form of a Wilkinson power divider that is installed into the design and the design seems to
have evolved as shown in the fig.3.8.
Concluding the chapter of the Practical design aspects, the conceptual modeling envisioned as the
aim of the design to amplify the high PAPR signals and also be resilient to the mismatch caused
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Figure 3.7: The DPA and H-LMBA region with the relevant phase difference.

Figure 3.8: The DPA and H-LMBA region with the relevant phase difference.
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at the load is brought to meet the realistic ends by presenting the manner in which the design is
practically carried out with the relevant details that make them accurate. The relevant device with
the biasing at the gate ensures the reconfiguration. With these details, design of the third stage and
also the relevant phase dividers and shifters are presented with accurate details. With these details,
the design aspects of the proposed architecture are presented with the requisite details that help in
modeling the design architecture.
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CHAPTER 4: SIMULATED AND THE EXPERIMENTALLY VALIDATED
RESULTS OF THE PROPOSED DESIGN

The final chapter of the thesis is to see if we have properly arrived at the proposed architecture.
The simulation and the experimentally validated results are presented here with the respective bias
voltages that represent the respective modes. Their respective behaviors are verified in the simulation bench (Keysight ADS). Later, they are experimentally validate by a continuous modulation
measurement that proves our claim of the design being both salient for a high PAPR signal at the
matched load condition and also mismatch resilient for the stages at mismatch.

4.1 Results at the Matched Load Conditions

Before we look into the results of the proposed architecture, the working is given a brief insight.
The general schematic of the design is given here in the figure below. The H-LMBA is a combi-

Figure 4.1: The general schematic of the proposed architecture

27

nation of a QB-DPA and a CA which is a secondary peaking amplifier. When the power of the
secondary peaking device is turned off, the BA1 and BA2 operate as a parallel Doherty power amplifier with 2 efficiency peaks. As the power reaches the second peak, the two amplifiers, BA1 and
BA2 saturate with equalized powers and currents, which enforces the balance. Further this stage,
there is no effective amplification in the Doherty power amplifier region with a mere 6-dB dynamic
range. In the fig. 4.2, the third stage is operated as a switch with the relevant bias applied. As a
consequence, the third stage is virtually non-existent. Hence, the presented efficiency profile corresponds to a Doherty profile. At the juncture where the BAs are saturated with equalized powers

Figure 4.2: The general schematic of the proposed architecture

and currents, the CA should be turned on and the three amplifier stages result in a three way load
modulation with an extended dynamic range and multiple peaks of efficiency resulting in effective
amplification of the high PAPR 5G signal. However, when the CA turns on, the power amplifier
has a higher dynamic range that can result in efficient amplification of the high PAPR signals and
this is show in the fig.4.4. However, as the mismatch is caused at the load due to the antenna mismatch, there is a resulting performance degradation in the PA stage designed and hence the concept
of reconfiguration or intrinsic reconfigurability requires the designed PA to operate as a QB-DPA
which stands resilient to the mismatch caused at the load. Hence, when the bias at the device is
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Figure 4.3: The general schematic of the proposed architecture

Figure 4.4: The amplifier for a high PAPR signals realized

used to operate the device as a switch, the H-LMBA is transformed into QB-DPA.In the fig.4.5, the
simulated efficiency of the QB-DPA is presented. The performance is similar to the performance
of the Doherty power amplifier at both series and parallel modes. The relevant impedances that are
equivalent the short or open circuit impedance are presented such that the series or parallel modes
result in the relevant performance as can be observed.
Hence, as the amplifier is presented, the simulation results at the matched load are presented. The
simulations are carried out on Keysight ADS with the relevant conditions stipulated in the design
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Figure 4.5: The amplifier reconfigured to the QB-DPA at the load mismatch

environment.

Figure 4.6: The efficiency results of the proposed design at the matched load.
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4.2 The Continuous Wave Measurements

The continuous wave measurement is the practical implementation of the proposed design with
the relevant biases applied. First, the prototype of the proposed design is presented. The fig.4.7
presents the fabricated board wherein all the proposed design aspects are conspicuously realized.
The continuous wave measurements of the H-LMBA mode are presented here with the relevant
bias conditions that are used for the design. Both the measured power efficiency and the gain are
presented here. The large dynamic range that was aimed at has been validated by the measured
results with greater than 10 dB dynamic range. With an over-all efficiency of greater than 60 %
at the 10-dB back-off, the design deems fit for the amplification of the high PAPR signals like 5G
and this can be observed in the fig.4.8.

Figure 4.7: The fabricated prototype

Similarly, the continuous wave measurement of the QB-DPA with relevant loading at the isolation
port of the output quad-coupler while operating the third transistor as a switch is presented here.
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Figure 4.8: The CW measurement of the H-LMBA mode.

Figure 4.9: The CW measurement of the QB-DPA mode.
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As can be seen, after re-configuration, the PA performs like a Doherty PA with a slightly reduced
dynamic range. As already seen, this reconfiguration and the reduced dynamic range is endured for
exploiting the mismatch resilience feature of the QB-DPA mode and these features can be observed
in the fig.4.9.
A 20 MHz LTE signal with 64-QAM is used for a modulated measurement test which yielded a
high linearity at the H-LMBA mode. It is worth noting that an average efficiency is also achieved
at the H-LMBA mode with an EVM of 5.1%. This can be observed in the fig. 4.10.

Figure 4.10: The modulated measurement results.

4.3 The Reconfiguration among the Series/ Parallel modes for mismatch resilience

As posited before, the Quasi-Balanced Doherty power amplifier is proposed to be resilient to the
mismatch. Here we take a step ahead to verify the same by varying the load impedance across multiple load points across the 2:1 VSWR circle. The corresponding efficiencies at P1-dB and 6-dB
back off and gain at P1dB, the P1dB are collected and plotted in the series mode first. We can see
that the QB-DPA performance is subject to a large fluctuation across the 2:1 VSWR circle with a
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single mode as can be seen in the fig.4.11. The same fluctuation is also obtained with a single par-

Figure 4.11: The single mode (Series Mode) operation and the corresponding fluctuation in the PA
perfromance

allel mode as we can see in the fig.4.12. Nevertheless, it can be argued that a performance close to
the matched load performance can be achieved by optimal mode selection of the QB-DPA among
series and parallel modes for the best performance. The results solidly demonstrate the effectiveness of parallel/series mode reconfiguration of QB-DPA in counteracting the load mismatch. We
can nearly sustain the QB-DPA performance in terms of back-off efficiency, peak efficiency, and
the output power, when the load deviates from the matched condition as shown in the fig. 4.13.
Concluding this chapter, the validation of the proposed design with the relevant measured and
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Figure 4.12: The single mode (Parallel Mode) operation and the corresponding fluctuation in the
PA perfromance

simulated results have been presented here.The pertinent design stages with the modulation measurement and the error vector measurement are presented here that ultimately validate the proposed
design as both H-LMBA and QB-DPA.
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Figure 4.13: The reconfiguration of the series and the parallel modes and the consequent performance retention
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CHAPTER 5: CONCLUSION

The communication technologies have seen rapid advances resulting in sophistications to the human life that levied stringent impositions on the power amplifier for higher dynamic range and with
the advent of the advancement of the antenna mismatches, the power amplifiers needed to also become mismatch resilient. The aim of the proposed design was to arrive at an amplifier stage that
would fit well to sustain to the environments of communications at real time and for an advanced
modulation scheme like 5G.
With the proposed design, the aim has been realized very well in terms of both the high PAPR
signal amplification and mismatch resilience.In this design, we have arrived at the first-ever reconfigurable design using transistor’s digital analog duality, i.e., operating as both an amplifier and a
switch.Together with advanced quadrature-balanced load-modulation platform, leading to intrinsic
mode reconfigurability. H-LMBA at matched load offers extended dynamic range and maximized
overall efficiency. Series/parallel reconfigurable DPA modes offer strong resilience to load mismatch. The proposed technology has the potential to herald a new paradigm of reconfigurable RF
design for their effective deployment in a variety of applications.

5.1 Future Work

The technology proposed is versatile for the reasons of using a very unique and novel tuning
method and this design is a reconfigurable design that has been realized following the tenets laid.
This can potentially lead to many devices with this foundation and the effects of considering the reconfigurability using transistor’s analog-digital duality can be realized for various frequency ranges
and bandwidths.
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